

# M24C16, M24C08 M24C04, M24C02, M24C01

**PRELIMINARY DATA** 


# 16K/8K/4K/2K/1K SERIAL I2C BUS EEPROM


- TWO WIRE I<sup>2</sup>C SERIAL INTERFACE SUPPORTS 400kHz PROTOCOL
- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- 2ms TYPICAL PROGRAMMING TIME
- SINGLE SUPPLY VOLTAGE:
  - 4.5V to 5.5V for M24Cxx
  - 2.5V to 5.5V for M24Cxx-W
  - 1.8V to 5.5V for M24Cxx-R
- HARDWARE WRITE CONTROL
- BYTE and PAGE WRITE (up to 16 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH-UP PERFORMANCES


# DESCRIPTION

The M24C16/C08/C04/C02/C01 specification covers a range of 16K/8K/4K/2K/1K bit serial I<sup>2</sup>C EEPROM products respectively. The Memory is an electrically erasable programmable memory (EEPROM) fabricated with SGS-THOMSON's High Endurance Single Polysilicon CMOS technology which guarantees an endurance typically well above one million erase/write cycles with a data retention of 40 years. The Memory operates with a power supply value as low as 1.8V for the M24Cxx-R version.

E0-E2	Chip Enable Inputs
SDA	Serial Data Address Input/Output
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
V <sub>SS</sub>	Ground







May 1997

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.


Symbol	Parameter	Value	Unit
TA	Ambient OperatingTemperature	-40 to 85	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature, Soldering (PSDIP8 package) 10 sec (SO8 package) 40 sec (TSSOP8 package) t.b.c.	260 215 t.b.c.	°C
VIO	Input or Output Voltages	-0.6 to 6.5	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(2)</sup>	4000	V
V ESD	Electrostatic Discharge Voltage (Machine model) <sup>(3)</sup>	500	V

# Table 2. Absolute Maximum Ratings <sup>(1)</sup>


Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents. 2. MIL-STD-883C, 3015.7 (100pF, 1500  $\Omega$ ).

3. EIAJ IC-121 (Condition C) (200pF, 0 Ω).


#### Figure 2A. DIP Pin Connections



# Figure 2B. SO Pin Connections



## Figure 2C. TSSOP Pin Connections



### **DESCRIPTION** (cont'd)

Plastic Dual In-line, Plastic Small Outline and Thin Shrink Small Outline Packages are available.

The Memory is compatible with the I<sup>2</sup>C standard, two wire serial interface which uses a bi-directional data bus and serial clock. The memory carry a built-in 4 bit unique Device Type Identifier code (1010) which corresponds to the  $I^2C$  bus definition. This Device Type Identifier code is used together with 3 Chip Enable bits. Depending on the size of the device memory, these Chip Enables bits can be directly linked to the E0-E1-E2 input pins or can be used as Most Significant Address bits for the memory area. The I<sup>2</sup>Č protocol allows to address up to 16K bits of memory on the same bus. Using the

		Device Code				RW		
Bit	b7	b6	b5	b4	b3	b2	b1	b0
M24C01	1	0	1	0	E2	E1	E0	R₩
M24C02	1	0	1	0	E2	E1	E0	RW
M24C04	1	0	1	0	E2	E1	A8	RW
M24C08	1	0	1	0	E2	A9	A8	RW
M24C16	1	0	1	0	A10	A9	A8	RW

#### Table 3. Device Select Code

Notes: 1. E0, E1,E2 correspond respectively to Pin 1, 2, 3 of the memories.

2. A10, A9, A8 correspond to the MSB of the memory array address word.

Table 4. Operating Modes <sup>(1)</sup>

Mode	R₩ bit	WP	Data Bytes	Initial Sequence
Current Address Read	'1'	Х	1	START, Device Select, $R\overline{W}$ = '1'
Random Address Read	'0'	Х	1	START, Device Select, $R\overline{W}$ = '0', Address,
Kandoni Address Kead	'1'	Х		reSTART, Device Select, $R\overline{W}$ = '1'
Sequential Read	'1'	Х	≥ 1	As CURRENT or RANDOM Mode
Byte Write	'0'	VIL	1	START, Device Select, $R\overline{W}$ = '0'
Page Write	'0'	VIL	16	START, Device Select, $R\overline{W}$ = '0'

Note: 1.  $X = V_{IH}$  or  $V_{IL}$ .

E0-E1-E2 inputs pins, up to eight M24C01/C02, four M24C04, two M24C08 or one M24C16 device can be connected to the same  $I^2C$  bus (see Chip Enable paragraph below). For more details about the usage of these 3 Chip Enable bits, refer to Table 3, Device Select Code description. The Memory behaves as a slave device in the  $I^2C$  protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by the Device Select Code which is composed by a stream of 7 bits (Device Type Identifier code '1010' followed by the 3 Chip Enable bits), plus one read/write bit ( $R\overline{W}$ ) and terminated by an acknowledge bit.

When writing data to the Memory, it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition after an Ack for WRITE and after a NoAck for READ.

Power On Reset: Vcc lock out write protect. In order to prevent any possible data corruption and

inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Until the V<sub>CC</sub> voltage has reached the POR threshold value, the internal reset is active, all operations are disabled and the device will not respond to any command. In the same way, when V<sub>CC</sub> drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable V<sub>CC</sub> must be applied before applying any logic signal.

#### SIGNAL DESCRIPTIONS

**Serial Clock (SCL).** The SCL input pin is used to synchronize all data in and out of the memory. A resistor can be connected from the SCL line to  $V_{CC}$  to act as a pull up (see Figure 3).

**Serial Data (SDA).** The SDA pin is bi-directional and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to  $V_{CC}$  to act as pull up (see Figure 3).

**Chip Enable (E0-E2).** For the M24C01 and M24C02, these chip enable inputs are used to set the 3 Chip Enable bits (b3, b2, b1) of the 7 bit Device Select Code (see Table 3). They are used for hard wire addressing and up to eight M24C01/M24C02 devices can be addressing on the same  $l^2C$  bus.

For the M24C04, the E1 and E2 inputs are used to set 2 Chip Enable bits (b3, b2) of the Device Select Code (see Table 3). They are used for hard wire addressing and up to four M24C04 devices can be addressing on the same  $I^2C$  bus. The E0 pin is Not Connected.

For the M24C08, the E2 input is used to set 1 Chip Enable bit (b3) of the Device Select Code (see Table 3). It is used for hard wire addressing and up to two M24C08 devices can be addressing on the same  $I^2C$  bus. The E0 and E1 pins are Not Connected.

For the M24C16, there is no chip enable input. Only one M24C16 can be addressing on the same  $l^2C$  bus. The E0, E1 and E2 pins are Not Connected.

These E0, E1 and E2 inputs may be driven dynamically or tied to  $V_{CC}$  or  $V_{SS}$  to establish the Device Select code.

**Write Control (WC).** A hardware Write Control pin (WC) is provided on pin 7 of the Memory. This feature is useful to protect the entire contents of the memory from any erroneous erase/write cycle. The Write Control signal is used to enable (WC=V<sub>IL</sub>) or

disable ( $\overline{WC}=V_{IH}$ ) write instructions to the entire memory area. When unconnected, the  $\overline{WC}$  input is internally read as  $V_{IL}$  and write operations are allowed.


When  $\overline{\text{WC}}=1$ , Device Select and Address bytes are acknowledged, Data bytes are not acknowledged. Refer to Application Note AN404 for more detailed information about Write Control feature.

### DEVICE OPERATION I<sup>2</sup>C Bus Background

The Memory supports the  $I^2C$  protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The Memory is always a slave device in all communications.

**Start Condition.** START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the Memory continuously monitors the SDA and SCL signals for a START condition and will not respond unless one is given.

Figure 3. Maximum R<sub>L</sub> Value versus Bus Capacitance (C<sub>BUS</sub>) for an I<sup>2</sup>C Bus



Symbol	Parameter	<b>Test Condition</b>	Min	Max	Unit
CIN	Input Capacitance (SDA)			8	pF
CIN	Input Capacitance (other pins)			6	pF
t <sub>LP</sub>	Low-pass filter input time constant (SDA and SCL)		200	500	ns

Table 5. Input Parameters <sup>(1)</sup> ( $T_A = 25^{\circ}C$ , f = 400 kHz)

Note: 1. Sampled only, not 100% tested.

## Table 6. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or} -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 4.5\text{V to } 5.5\text{V}, 2.5\text{V to } 5.5\text{V or } 1.8\text{V to } 5.5\text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current (SCL, SDA)	$0V \le V_{IN} \le V_{CC}$		±2	μA
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$ SDA in Hi-Z		±2	μA
	Supply Current	V <sub>CC</sub> = 5V, f <sub>C</sub> = 400kHz (Rise/Fall time < 30ns)		2	mA
I <sub>CC</sub>	Supply Current (-W series)	V <sub>CC</sub> = 2.5V, f <sub>C</sub> = 400kHz (Rise/Fall time < 30ns)		1	mA
	Supply Current (-R series)	V <sub>CC</sub> = 1.8V, f <sub>C</sub> = 400kHz (Rise/Fall time < 30ns)		0.8	mA
I <sub>CC1</sub>	Supply Current, Standby			20	μA
1001	Supply Surrent, Standby	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, \\ V_{\text{CC}} = 5 V, f_{\text{C}} = 400 \text{kHz} \end{array}$		100 <sup>(1)</sup>	μA
, Su	Supply Current, Standby			1	μA
I <sub>CC2</sub>	(-W series)	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{SS} \text{ or } V_{CC}, \\ V_{CC} = 2.5 \text{V}, \text{f}_{C} = 400 \text{kHz} \end{array}$		50 <sup>(1)</sup>	μA
I <sub>CC3</sub>	Supply Current, Standby			0.1	μA
1003	(-R series)	$\label{eq:VIN} \begin{array}{c} V_{IN} = V_{SS} \text{ or } V_{CC}, \\ V_{CC} = 1.8 \text{V}, \text{f}_{C} = 400 \text{kHz} \end{array}$		50 <sup>(1)</sup>	μA
VIL	Input Low Voltage (SCL, SDA, E2, E1, E0)		-0.3	0.3 V <sub>CC</sub>	V
VIH	Input High Voltage (SCL, SDA, E2, E1, E0)		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	V
VIL	Input Low Voltage (WC)		-0.3	0.5	V
VIH	Input High Voltage (WC)		V <sub>CC</sub> – 0.5	V <sub>CC</sub> + 1	V
	Output Low Voltage	$I_{OL} = 3mA, V_{CC} = 5V$		0.4	V
Vol	Output Low Voltage (-W series)	$I_{OL} = 2.1 \text{mA}, V_{CC} = 2.5 \text{V}$		0.4	V
	Output Low Voltage (-R series)	$I_{OL} = 0.15 \text{mA}, V_{CC} = 1.8 \text{V}$		0.2	V

Note: 1. Characterized only but not tested in production.

### Table 7. AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or} -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 4.5\text{V to } 5.5\text{V}, 2.5\text{V to } 5.5\text{V or } 1.8\text{V to } 5.5\text{V})$ 

Symbol	Alt	Parameter	Fast I <sup>2</sup> C	400kHz	I <sup>2</sup> C 10	00kHz	Unit
Symbol			Min	Max	Min	Мах	
tсн1сн2 <sup>(1)</sup>	t <sub>R</sub>	Clock Rise Time		300		1000	ns
t <sub>CL1CL2</sub> <sup>(1)</sup>	t <sub>F</sub>	Clock Fall Time		300		300	ns
t <sub>DH1DH2</sub> <sup>(1)</sup>	t <sub>R</sub>	SDA Rise Time	20	300	20	1000	ns
tdl1dl2 (1)	tF	SDA Fall Time	20	300	20	300	ns
t <sub>CHDX</sub> <sup>(2)</sup>	t <sub>SU:STA</sub>	Clock High to Input Transition	600		4700		ns
t <sub>CHCL</sub>	tнigн	Clock Pulse Width High	600		4000		ns
<b>t</b> DLCL	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	600		4000		ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		0		μs
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	1.3		4700		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	100		250		ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Clock High to Input High (STOP)	600		4000		ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	1.3		4700		μs
<b>t</b> CLQV	t <sub>AA</sub>	Clock Low to Next Data Out Valid		1000		3500	ns
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	200		200		ns
fc	f <sub>SCL</sub>	Clock Frequency		400		100	kHz
tw	t <sub>WR</sub>	Write Time		5		5	ms


Notes: 1. Sampled only, not 100% tested.

2. For a reSTART condition, or following a write cycle.

#### Table 8. AC Measurement Conditions

Input Rise and Fall Times	≤ 50ns
Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$
Input and Output Timing Ref. Voltages	$0.3V_{CC}$ to $0.7V_{CC}$

#### Figure 4. AC Testing Input Output Waveforms



**Stop Condition.** STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the Memory and the bus master. A STOP condition at the end of a Read sequence, after and only after a No-Acknowledge, forces the standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

Acknowledge Bit (ACK). An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse period the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.

**Data Input.** During data input the Memory samples the SDA bus signal on the rising edge of the clock SCL. Note that for correct device operation, the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.




Figure 5. AC Waveforms


**Memory Addressing.** To start communication between the bus master and the slave memory, the master must initiate a START condition. Following this, the master sends onto the SDA bus line 8 bits (MSB first) corresponding to the Device Select code (7 bits) and a READ or WRITE bit.

The 4 most significant bits of the Device Select code are the Device Type Identifier, corresponding to the  $I^2C$  bus definition. For the Memory the 4 bits are fixed as 1010b. The following 3 bits identify the specific memory on the bus. Depending on the memory size (see Chip Enable paragraph above

and Table 3), these 3 bits are matched to the chip enable signals E2, E1, E0. After a START condition, any memory on the bus will identify the Device Select code and compare the 3 Chip Enable bits depending on their configuration.

The 8th bit sent is the read or write bit  $(R\overline{W})$ . This bit is set to '1' for read and '0' for write operations. If a match is found, the corresponding memory will acknowledge the identification on the SDA bus during the 9th bit time. If the memory does not match the Device Select code, it will self-deselect from the bus and go into standby mode.

### Figure 6. I<sup>2</sup>C Bus Protocol



#### Write Operations

Following a START condition the master sends a Device Select code with the  $R\overline{W}$  bit set to '0'. The memory acknowledges it and waits for a byte address, which provides access to the memory area. After receipt of the byte address, the memory again responds with an acknowledge and waits for the data byte. Writing in the Memory may be inhibited if input pin  $\overline{WC}$  is taken high.

Any write command with  $\overline{\text{WC}}$ =1 (during a period of time from the START condition until the Acknow-

ledge of the last Data byte) will not modify the memory content and will NOT be acknowledged on data bytes, as shown in Figure 9.


**Byte Write.** In the Byte Write mode, after the Device Select code and the address, the master sends one data byte. If the addressed location is write protected by the  $\overline{WC}$  pin, the memory send a NoACK and the location is not modified. If the  $\overline{WC}$  pin is tied to 0, after the data byte the memory sends an ACK. The master terminates the transfer by generating a STOP condition.

**Page Write.** The Page Write mode allows up to 16 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the 4 most significant memory address bits (A7-A4) are the same. The master sends from one up to 16 bytes of data, each of which is acknowledged by the memory if the WC pin is low. If the WC pin is high, each data byte is followed by a NoACK and the location will not be modified. After each byte is transferred, the internal


byte address counter (4 least significant bits only) is incremented. The transfer is terminated by the master generatinga STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that, for any byte or page write mode, the generation by the master of the STOP condition starts the internal memory program cycle. All inputs are disabled until the completion of this cycle and the memory will not respond to any request.

Figure 7. Write Cycle Polling using ACK

47/



### Figure 8. Write Modes Sequence



# Minimizing System Delays by Polling On ACK.

During the internal write cycle, the memory disconnects itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the write time ( $t_W$ ) is given in the AC Characteristics table, since the typical time is shorter, the time seen by the system may be reduced by an ACK polling sequence issued by the master. The sequence is:

- Initial condition: a Write is in progress (see Figure 7).
- Step 1: the master issues a START condition followed by a Device Select byte (1st byte of the new instruction).
- Step 2: if the memory is busy with the internal write cycle, NoACK will be returned and the master goes back to Step 1. If the memory has terminated the internal write cycle, it will respond with an ACK, indicating that the memory is ready to receive the second part of the incoming instruction (the first byte of this instruction was already sent during Step 1).

#### **Read Operations**

Read operations are independent from the state of the  $\overline{WC}$  input pin. On delivery, the memory contents is set at all "1's" (or FFh).

**Current Address Read.** The memory has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a Device Select code with the RW bit set to '1'. The memory acknowledges this and outputs the byte addressed by the internal byte address counter. This counter is then incremented. The master have to NOT acknowledge the byte output and terminates the transfer with a STOP condition.

**Random Address Read.** A dummy write is performed to load the memory address into the address counter, see Figure 10. This is followed by another START condition from the master and the Device Select code is repeated with the RW bit set to '1'. The memory acknowledges this and outputs the byte addressed. The master have to NOT acknowledge the byte output and terminates the transfer with a STOP condition.

**Sequential Read.** This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must NOT acknowledge the last byte output







Figure 9. Read Modes Sequence with Write Control = 1


and MUST generate a STOP condition. The output data is from consecutive byte addresses, with the internal byte address counter automatically incremented after each byte output. After a count of the last memory address, the address counter will 'rollover' and the memory will continue to output data. Acknowledge in Read Mode. In all read modes the Memory wait for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the Memory terminate the data transfer and switches to a standby state.

# Figure 10. Read Modes Sequence



Note: \* The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 3rd byte) must be identical.

#### **ORDERING INFORMATION SCHEME**



Notes: 1. Contact marketing for availability of M24C16 and M24C08 in TSSOP8 package.
2. Temperature range on request only.
3. Produced with High Reliability Certified Flow (HRCF), in V<sub>CC</sub> range 4.5V to 5.5V at 100kHz only.


Devices are shipped from the factory with the memory content set at all "1's" (FFh). For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

57

Symb		mm		inches			
- ,	Тур	Min	Max	Тур	Min	Max	
А		3.90	5.90		0.154	0.232	
A1		0.49	-		0.019	-	
A2		3.30	5.30		0.130	0.209	
В		0.36	0.56		0.014	0.022	
B1		1.15	1.65		0.045	0.065	
С		0.20	0.36		0.008	0.014	
D		9.20	9.90		0.362	0.390	
E	7.62	-	-	0.300	-	-	
E1		6.00	6.70		0.236	0.264	
e1	2.54	_	-	0.100	-	-	
eA		7.80	-		0.307	-	
eB			10.00			0.394	
L		3.00	3.80		0.118	0.150	
N		8			8		

# PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame

PSDIP8




Drawing is not to scale

Symb		mm		inches		
Cynis	Тур	Min	Мах	Тур	Min	Мах
А		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
В		0.33	0.51		0.013	0.020
С		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
е	1.27	-	_	0.050	-	_
Н		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N		8			8	
СР			0.10			0.004

# SO8 - 8 lead Plastic Small Outline, 150 mils body width

SO8a




Drawing is not to scale

Symb		mm			inches	
<b>c j</b>	Тур	Min	Max	Тур	Min	Max
А			1.10			0.043
A1		0.05	0.15		0.002	0.006
A2		0.85	0.95		0.033	0.037
В		0.19	0.30		0.007	0.012
С		0.09	0.20		0.004	0.008
D		2.90	3.10		0.114	0.122
E		4.30	4.50		0.169	0.177
е	0.65	_	-	0.026	-	Ι
н		6.25	6.50		0.246	0.256
L		0.50	0.70		0.020	0.028
α		0°	8°		0°	<b>8</b> °
N		8			8	

# TSSOP8 - 8 lead Thin Shrink Small Outline

TSSOP8



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components by SGS-THOMSON Microelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.